
									REVIS	IONS										
LTR		DESCRIPTION								DA	TE (Y	R-MO-I	DA)		APPF	ROVED				
А	Chan	Change package designation and add case outline figure						ak			00-04-11		Monica L. Poelking							
В		device t	, ,											00-0	)5-30		М	onica L	Poelk	ing
С	Corre	ct dime	ension	A minin	num va	ture to alues fo PRF-38	r case	outline	X in ta	ible of f				01-0	)3-06		1	Γhomas	s M. He	ss
D	Add o	device t	ype 03	8 CF	S									02-0	)5-10		7	Thomas	M. He	SS
E		utput s				ange lo late boi								04-0	)7-29		Thomas M. Hess			
F						d figure		appen	dix A.	Update	e radiat	ion		07-0	06-27		Thomas M. Hess			
G						pecified		agraph	1.4	CFS				08-0	)5-05			Thomas	M. He	ss
Н		new dev		mber 0	8. Add	d case o	outline	Y for d	evice ty	ype 08	in sect	ion		09-1	10-05			Thomas	M. He	ss
J	To ac	ld footr IA. Up	otes 2			t <sub>skew</sub> ar es in se								10-1	12-20		-	Γhomas	s M. He	ss
К	Add 6	equivale				ootnote olate pa				e class	М			12-1	12-10		7	Γhomas	s M. He	ss
L				device t 4 M		. Upda	te reco	mmen	ded inp	out volta	age (V <sub>II</sub>	۷)		14-0	)3-10		7	Γhomas	s M. He	ss
REV																				
SHEET																				1
REV	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L					
SHEET	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49					
REV	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATU	 S			REV	/		L	L	L	L	L	L	L	L	L	L	L	L	L	L
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PAREI Cha	D BY arles F.	Saffle	, Jr.	l		I					) MAF		_		<u>I</u>
STANDARD MICROCIRCUIT DRAWING		CHECKED BY Charles F. Saffle, Jr.				COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil														
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS		APPROVED BY Monica L. Poelking				MICROCIRCUIT, DIGITAL, RADIATION HARDENED, ADVANCED CMOS, SCHMITT 16-BIT BIDIRECTIONAL					AL									
AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A			DRA	WING	APPRO 99-0		DATE		MULTI-PURPO			OSE TRANSCEIVER W DNOLITHIC SILICON								
			REV	ISION	LEVEL L				_	ZE <b>A</b>			GE CODE 5962-98580							
										SHEET 1 OF 49										
OSCC FORM 2															•		5962-F			

DSCC FORM 2233 5962-E140-14

## 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACS164245S	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs and cold sparing
02	54ACS164245S <u>1</u> /	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs, cold sparing, and extended voltage range
03	54ACS164245S <u>1</u> / <u>2</u> /	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs, cold sparing, extended voltage range, and extended industrial temperature range of -40°C to +125°C
04	54ACS164245SE <u>1</u> /	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs, cold sparing, extended voltage range, and enhanced AC's
05	54ACS164245SE <u>1</u> / <u>2</u> /	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs, cold sparing, extended voltage range, extended industrial temperature range of -40°C to +125°C, and enhanced AC's
06	54ACS164245SEI <u>1</u> /	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs, cold sparing, warm sparing, extended voltage range, enhanced AC's and improved power management
07	54ACS164245SEI <u>1</u> / <u>2</u> /	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs, cold sparing, warm sparing, extended voltage range, industrial temperature range of -40°C to +125°C, enhanced AC's and improved power management
08	54ACS164245	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs and cold sparing.

<sup>1/</sup> Device types 02, 03, 04, 05, 06, and 07 have an extended voltage range.

<sup>2/</sup> Device types 03, 05, and 07 have an extended industrial temperature range of -40°C to +125°C.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 2

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

**Device requirements documentation** 

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Χ	See figure 1	48	Flat pack
Υ	See figure 1	48	Flat pack

- 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.
- 1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage ranges ( $V_{DD}$ ):

5.0 V supply (V <sub>DD1</sub> )	-0.3 V dc to +6.0 V dc
3.3 V supply (V <sub>DD2</sub> )	-0.3 V dc to +6.0 V dc
DC input voltage range (V <sub>IN</sub> ): <u>4</u> /	
A port	-0.3 V dc to $V_{DD1}$ + 0.3 V dc
B port	-0.3 V dc to $V_{DD1}$ + 0.3 V dc
DC output voltage range (V <sub>OUT</sub> ):	
A port	
B port	-0.3 V dc to $V_{DD1}$ + 0.3 V dc
DC input current, any one input (I <sub>IN</sub> ):	
A port	±10 mA
B port	±10 mA
Storage temperature range (T <sub>STG</sub> )	-65°C to +150°C
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ <sub>JC</sub> )	See MIL-STD-1835
Junction temperature (T <sub>J</sub> )	+175°C
Maximum power dissipation at $T_A = +55^{\circ}C$ (in still air) ( $P_D$ )	1.0 W <u>5</u> /

See footnotes on next sheet.

STANDARD
MICROCIRCUIT DRAWING

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-98580
	REVISION LEVEL L	SHEET 3

1.4 Recommended operating conditions. 2/ 3/ 6/	
Supply voltage range ( $V_{DD}$ ): Device type 01 ( $V_{DD1}$ )	+4.5 V dc to +5.5 V dc or 3.13 V dc to 3.6 V dc
Device types 02, 03, 04, 05, 06, and 07 (V <sub>DD1</sub> )	
Device type 08 (V <sub>DD1</sub> )	
Device type 01 (V <sub>DD2</sub> )	+3.13 V dc to +3.6 V dc or +4.5 V dc to +5.5 V dc
Device types 02, 03, 04, 05, 06, and 07 (V <sub>DD2</sub> )	+3.0 V dc to +3.6 V dc or +4.5 V dc to +5.5 V dc
Device type 08 (V <sub>DD2</sub> )	+2.3 V dc to +3.6 V dc or +4.5 V dc to +5.5 V dc
Input voltage range ( $V_{IN}$ ):  A port (for device 01 to 07)  B port (for device 08)  B port (for device 08)  Control inputs ( $\overline{OE1}$ , $\overline{OE2}$ , DIR1, DIR2) (for device 01 to 07)  Output voltage range ( $V_{OUT}$ )  Case operating temperature range ( $T_C$ ):  Device types 01, 02, 04, 06 and 08  Device types 03, 05, and 07  Maximum input rise or fall time rate ( $\Delta t/\Delta V$ ):  at $V_{DD1} = 4.5 V$ (for device 01 to 07)  Maximum input rise or fall time rate ( $\Delta t/\Delta V$ ):  at $V_{CC} = 3.0$ , 4.5 or 5.5 V (for device 08)	+0.0 V dc to V <sub>DD1</sub> +0.0 V dc to V <sub>DD1</sub> -55°C to +125°C -40°C to +125°C
1.5 Radiation features. 8/	
Maximum total dose available (dose rate = 50 - 300 rad (Si)/s)	100 Krad (Si)
for device types 01 to 07	
Effective LET, no latch-up (SEL) (see 4.4.4.4) for device types 01-05 for device types 06-07 for device type 08	≤ 114 MeV/(mg/cm²)

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise noted, all voltages are referenced to V<sub>SS</sub>.
- 3/ The limits for the parameters specified herein shall apply over the full specified V<sub>DD</sub> range and case temperature range of -55°C to +125°C for device types 01, 02, 04, 06 and, 08; and -40°C to +125°C for device types 03, 05 and 07.
- $\underline{4}$ / For cold spare mode (V<sub>DD</sub> = V<sub>SS</sub>), V<sub>IN</sub> may be -0.3 V to the maximum recommended operating V<sub>DD</sub> + 0.3 V.
- $\overline{5}$ / The maximum package power dissipation is calculated by using a junction temperature of 150°C, a board trace length of 750 mils and thermal resistance, junction-to-air ambient ( $\theta_{JA}$ ) is 95°C/W.
- 6/ Unused inputs must be held high or low to prevent them from floating.
- $\frac{7}{1}$  Derate system propagation delays by difference in rise time to switch point for  $t_r$  or  $t_f > 1$  ns/V.
- 8/ Radiation testing is performed on the standard evaluation circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 4

### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

## DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="http://quicksearch.dla.mil">http://quicksearch.dla.mil</a>/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation or contract.

### ASTM INTERNATIONAL (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

(Copies of this document is available online at <a href="http://www.astm.org/">http://www.astm.org/</a> or from ASTM International, P. O. Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959).

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEDEC JESD 78 - IC Latch-Up Test

(Copies of these documents are available online at <a href="http://www.jedec.org/">http://www.jedec.org/</a> or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201.)

- 2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.
  - 3. REQUIREMENTS
- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535, and as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
  - 3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix A to this document.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	5

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.
  - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein and figure 1.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 3.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.
  - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
  - 3.2.6 Irradiation test connections. The irradiation test connections shall be as specified in table III.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535, shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD
MICROCIRCUIT DRAWING

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-98580
	REVISION LEVEL L	SHEET 6

		TABLE IA. Electrical pe	rformance	e characteristics				
Test	Symbol	Test conditions $\underline{1}/\underline{2}/\underline{3}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C For 5.0 V supply: +4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups		Limits 5/	
		unless otherwise specified				Min	Max	
Schmitt trigger positive going	V <sub>T+</sub>	A Port = 3.3 V	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	1, 2, 3		0.7V <sub>DD2</sub>	V
		A Port = 3.3 V	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	1, 2, 3		0.7V <sub>DD2</sub>	
		A Port = 3.3 V	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	1, 2, 3		0.7V <sub>DD2</sub>	
		A Port = 5.0 V	All	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 4.5 \text{ V}$ and 5.5 V	1, 2, 3		0.7V <sub>DD2</sub>	
		B Port = 3.3 V	01	$V_{DD1} = 3.13 \text{ V}$ and 3.6 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	1, 2, 3		0.7V <sub>DD1</sub>	
		B Port = 3.3 V	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V}$ and 3.6 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	1, 2, 3		0.7V <sub>DD1</sub>	
		B Port = 3.3 V	08	$V_{DD1} = 2.7 \text{ V}$ and 3.6 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	1, 2, 3		0.7V <sub>DD1</sub>	
		B Port = 5.0 V	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	1, 2, 3		0.7V <sub>DD1</sub>	
		B Port = 5.0 V	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	1, 2, 3		0.7V <sub>DD1</sub>	
		B Port = 5.0 V	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	1, 2, 3		0.7V <sub>DD1</sub>	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 7

		TABLE IA. Electrical performa	nce chara	acteristics – Con	tinued.			
Test	Symbol	Test conditions $\underline{1}/\underline{2}/\underline{3}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C For 5.0 V supply: +4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply:	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Limits	s <u>5</u> /	Unit
		+3.0 V ≤ V <sub>DD2</sub> ≤ +3.6 V unless otherwise specified				Min	Max	
Schmitt trigger negative going	V <sub>T</sub> .	A Port = 3.3 V	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	1, 2, 3	0.3V <sub>DD2</sub>		V
		A Port = 3.3 V	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	1, 2, 3	0.3V <sub>DD2</sub>		
		A Port = 3.3 V	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	1, 2, 3	0.3V <sub>DD2</sub>		
		A Port = 5.0 V	All	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 4.5 \text{ V}$ and 5.5 V	1, 2, 3	0.3V <sub>DD2</sub>		
		B Port = 3.3 V	01	$V_{DD1} = 3.13 \text{ V}$ and 3.6 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	1, 2, 3	0.3V <sub>DD1</sub>		
		B Port = 3.3 V	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V}$ and 3.6 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	1, 2, 3	0.3V <sub>DD1</sub>		
		B Port = 3.3 V	08	$V_{DD1} = 2.7 \text{ V}$ and 3.6 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	1, 2, 3	0.3V <sub>DD1</sub>		
		B Port = 5.0 V	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	1, 2, 3	0.3V <sub>DD1</sub>		
		B Port = 5.0 V	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	1, 2, 3	0.3V <sub>DD1</sub>		
		B Port = 5.0 V	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	1, 2, 3	0.3V <sub>DD1</sub>		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 8

Test	Symbol	Test conditions $1/2/3/$ -55°C $\le$ T <sub>C</sub> $\le$ +125°C For 5.0 V supply: +4.5 V $\le$ V <sub>DD1</sub> $\le$ +5.5 V For 3.3 V supply: +3.0 V $\le$ V <sub>DD2</sub> $\le$ +3.6 V	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Limit	ts <u>5</u> /	Unit
		unless otherwise specified				Min	Max	
Schmitt trigger range of	V <sub>H</sub> <u>6</u> /	A Port = 3.3 V	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	1, 2, 3	0.4		V
		A Port = 3.3 V	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	1, 2, 3	0.4		
		A Port = 3.3 V	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	1, 2, 3	0.4		
		A Port = 5.0 V	All	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 4.5 \text{ V}$ and 5.5 V	1, 2, 3	0.6		
		B Port = 3.3 V	01	$V_{DD1} = 3.13 \text{ V}$ and 3.6 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	1, 2, 3	0.4		
		B Port = 3.3 V	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V}$ and 3.6 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	1, 2, 3	0.4		
		B Port = 3.3 V	08	$V_{DD1} = 2.7 \text{ V}$ and 3.6 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	1, 2, 3	0.4		
		B Port = 5.0 V	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	1, 2, 3	0.6		
		B Port = 5.0 V	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	1, 2, 3	0.6		
		B Port = 5.0 V	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	1, 2, 3	0.6		

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	9

		TABLE IA. Electrical performa	nce chara	acteristics - Con	tinued.			
Test	Symbol	Test conditions $1/2/3/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C For 5.0 V supply: +4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V unless otherwise specified	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Limi	ts <u>5</u> / Max	Unit
Input current high	I <sub>IH</sub> 7/	A Port = 3.3 V For input under test, $V_{IN} = V_{DD2}$ Other inputs, $V_{IN} = V_{DD2}$ or $V_{SS}$	All	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3		3.0	μА
		A Port = 5.0 V For input under test, $V_{IN} = V_{DD2}$ Other inputs, $V_{IN} = V_{DD2}$ or $V_{SS}$	All	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 5.5 \text{ V}$	1, 2, 3		3.0	
		B Port = 3.3 V For input under test, $V_{IN} = V_{DD1}$ Other inputs, $V_{IN} = V_{DD1}$ or $V_{SS}$	All	$V_{DD1} = 3.6 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3		3.0	
		B Port = 5.0 V For input under test, $V_{IN} = V_{DD1}$ Other inputs, $V_{IN} = V_{DD1}$ or $V_{SS}$	All	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3		3.0	
Input current low	I <sub>IL</sub> <u>7</u> /	A Port = 3.3 V For input under test, $V_{IN} = V_{SS}$ Other inputs, $V_{IN} = V_{DD2}$ or $V_{SS}$	All	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3	-1.0		μА
		A Port = 5.0 V For input under test, $V_{IN} = V_{SS}$ Other inputs, $V_{IN} = V_{DD1}$ or $V_{SS}$	All	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 5.5 \text{ V}$	1, 2, 3	-1.0		
		B Port = 3.3 V For input under test, $V_{IN} = V_{SS}$ Other inputs, $V_{IN} = V_{DD1}$ or $V_{SS}$	All	$V_{DD1} = 3.6 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3	-1.0		
		B Port = 5.0 V For input under test, $V_{IN} = V_{SS}$ Other inputs, $V_{IN} = V_{DD1}$ or $V_{SS}$	All	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3	-1.0		
Input current cold spare	I <sub>CS</sub>	A Port = B Port = $5.5 \text{ V} = \text{V}_{\text{IN}}$ DIRx = $5.5 \text{ V}$ , $\overline{\text{OEx}} = 5.5 \text{ V}$	All	$V_{DD1} = 0.0 \text{ V},$ $V_{DD2} = 0.0 \text{ V}$	1, 2, 3	-1.0	5.0	μА
mode		A Port = B Port = $5.5 \text{ V} = \text{V}_{\text{IN}}$ DIRx = $0.0 \text{ V}$ , $\overline{\text{OEx}} = 5.5 \text{ V}$	All	$V_{DD1} = 0.0 \text{ V},$ $V_{DD2} = 0.0 \text{ V}$	1, 2, 3	-1.0	5.0	
		A Port = B Port = $5.5 \text{ V} = \text{V}_{\text{IN}}$ DIRx = $5.5 \text{ V}$ , $\overline{\text{OEx}} = 0.0 \text{ V}$	All	$V_{DD1} = 0.0 \text{ V},$ $V_{DD2} = 0.0 \text{ V}$	1, 2, 3	-1.0	5.0	
		A Port = B Port = $5.5 \text{ V} = \text{V}_{\text{IN}}$ DIRx = $0.0 \text{ V}$ , $\overline{\text{OEx}} = 0.0$	All	$V_{DD1} = 0.0 \text{ V},$ $V_{DD2} = 0.0 \text{ V}$	1, 2, 3	-1.0	5.0	
Input current warm spare mode	I <sub>WSA</sub> <u>8</u> /	A Port = B Port = 5.5 V = V <sub>IN</sub>	06, 07	$V_{DD1} = 0.0 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3	-1.0	5.0	μА
		A Port = B Port = 5.5 V = V <sub>IN</sub>	06, 07	$V_{DD1} = 0.0 \text{ V},$ $V_{DD2} = 5.5 \text{ V}$	1, 2, 3	-1.0	5.0	
	I <sub>WSA</sub> <u>8</u> /	A Port = B Port = 5.5 V = V <sub>IN</sub>	06, 07	$V_{DD1} = 3.6 \text{ V},$ $V_{DD2} = 0.0 \text{ V}$	1, 2, 3	-1.0	5.0	
		A Port = B Port = 5.5 V = V <sub>IN</sub>	06, 07	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 0.0 \text{ V}$	1, 2, 3	-1.0	5.0	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	10

		TABLE IA. Electrical performa	nce chara	cteristics - Contin	nued.			
Test	Symbol	Test conditions $\frac{1}{2} \frac{2}{3}$ / $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ For 5.0 V supply: $+4.5 \text{ V} \le \text{V}_{DD1} \le +5.5 \text{ V}$ For 3.3 V supply: $+3.0 \text{ V} \le \text{V}_{DD2} \le +3.6 \text{ V}$	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Limi	its <u>5</u> /	Unit
		unless otherwise specified				Min	Max	
Low level output voltage	V <sub>OL1</sub> <u>9</u> /	A Port = 3.3 V, $I_{OL}$ = +8 mA For all inputs affecting output under test, $V_{IN}$ = $V_{DD2}$ or $V_{SS}$	01	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3		0.5	V
		A Port = 3.3 V, I <sub>OL</sub> = +8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD2</sub> or V <sub>SS</sub>	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3		0.5	
		A Port = 3.3 V, I <sub>OL</sub> = +8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD2</sub> or V <sub>SS</sub>	08	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3		0.5	
		A Port = 5.0 V, I <sub>OL</sub> = +8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD2</sub> or V <sub>SS</sub>	All	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 4.5 \text{ V}$	1, 2, 3		0.4	
		B Port = 3.3 V, I <sub>OL</sub> = +8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	01	$V_{DD1} = 3.13 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3		0.5	
		B Port = 3.3 V, I <sub>OL</sub> = +8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3		0.5	
		B Port = 3.3 V, I <sub>OL</sub> = +8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	08	$V_{DD1} = 2.7 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3		0.5	
		B Port = 5.0 V, I <sub>OL</sub> = +8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	01	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3		0.4	
		B Port = 5.0 V, I <sub>OL</sub> = +8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3		0.4	
		B Port = 5.0 V, I <sub>OL</sub> = +8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	08	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3		0.4	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	11

Test	Symbol	Test conditions $\underline{1}/\underline{2}/\underline{3}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Limits <u>5</u> /		Unit
		For 5.0 V supply: +4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V						
		unless otherwise specified				Min	Max	
Low level output voltage	V <sub>OL2</sub> <u>10</u> /	A Port = 3.3 V, $I_{OL}$ = +100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD2}$ or $V_{SS}$	01	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3		0.2	V
		A Port = 3.3 V, $I_{OL}$ = +100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD2}$ or $V_{SS}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3		0.2	
		A Port = 3.3 V, $I_{OL}$ = +100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD2}$ or $V_{SS}$	08	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3		0.2	
		A Port = 5.0 V, $I_{OL}$ = +100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD2}$ or $V_{SS}$	All	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 4.5 \text{ V}$	1, 2, 3		0.2	
		B Port = 3.3 V, $I_{OL}$ = +100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD1}$ or $V_{SS}$	01	$V_{DD1} = 3.13 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3		0.2	
		B Port = 3.3 V, $I_{OL}$ = +100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD1}$ or $V_{SS}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3		0.2	
		B Port = 3.3 V, $I_{OL}$ = +100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD1}$ or $V_{SS}$	08	$V_{DD1} = 2.7 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3		0.2	
		B Port = 5.0 V, $I_{OL}$ = +100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD1}$ or $V_{SS}$	01	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3		0.2	
		B Port = 5.0 V, $I_{OL}$ = +100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD1}$ or $V_{SS}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3		0.2	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	12

08

 $V_{DD1} = 4.5 \text{ V},$  $V_{DD2} = 2.7 \text{ V}$ 

1, 2, 3

0.2

B Port = 5.0 V,  $I_{OL}$  = +100  $\mu A$  For all inputs affecting output under test,  $V_{IN}$  =  $V_{DD1}$  or  $V_{SS}$ 

Test	Symbol	Test conditions $1/2/3/$ -55°C $\le$ T <sub>C</sub> $\le$ +125°C For 5.0 V supply: +4.5 V $\le$ V <sub>DD1</sub> $\le$ +5.5 V For 3.3 V supply: +3.0 V $\le$ V <sub>DD2</sub> $\le$ +3.6 V	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Limits <u>5</u> /	Uni	
	unless otherwise specified				Min	Max		
High level output voltage	V <sub>ОН1</sub>	A Port = 3.3 V, I <sub>OH</sub> = -8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD2</sub> or V <sub>SS</sub>	01	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3	V <sub>DD2</sub> – 0.9 V		V
		A Port = 3.3 V, I <sub>OH</sub> = -8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD2</sub> or V <sub>SS</sub>	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3	V <sub>DD2</sub> – 0.9 V		
	A Port = 3.3 V, $I_{OH}$ = -8 mA For all inputs affecting output under test, $V_{IN}$ = $V_{DD2}$ or $V_{SS}$	08	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3	V <sub>DD2</sub> – 0.9 V			
		A Port = 5.0 V, $I_{OH}$ = -8 mA For all inputs affecting output under test, $V_{IN}$ = $V_{DD2}$ or $V_{SS}$	All	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 4.5 \text{ V}$	1, 2, 3	V <sub>DD2</sub> – 0.7 V		
		B Port = 3.3 V, I <sub>OH</sub> = -8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	01	$V_{DD1} = 3.13 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3	V <sub>DD1</sub> – 0.9 V		
		B Port = 3.3 V, I <sub>OH</sub> = -8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3	V <sub>DD1</sub> – 0.9 V		
FC U	B Port = 3.3 V, $I_{OH}$ = -8 mA For all inputs affecting output under test, $V_{IN}$ = $V_{DD1}$ or $V_{SS}$	08	$V_{DD1} = 2.7 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3	V <sub>DD1</sub> – 0.9 V			
	B Port = $5.0 \text{ V}$ , $I_{OH}$ = $-8 \text{ mA}$ For all inputs affecting output under test, $V_{IN}$ = $V_{DD1}$ or $V_{SS}$	01	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3	V <sub>DD1</sub> – 0.7 V			
	B Port = 5.0 V, $I_{OH}$ = -8 mA For all inputs affecting output under test, $V_{IN}$ = $V_{DD1}$ or $V_{SS}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3	V <sub>DD1</sub> – 0.7 V			
		B Port = 5.0 V, I <sub>OH</sub> = -8 mA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	08	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3	V <sub>DD1</sub> – 0.7 V		

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	13

		TABLE IA. Electrical perform	ance chara	acteristics - Conti	inued.			
Test	Symbol	Test conditions $1/2/3/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C For 5.0 V supply: +4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Limit	Limits <u>5</u> /	
		unless otherwise specified				Min	Max	
High level output voltage	V <sub>OH2</sub> <u>10</u> /	A Port = 3.3 V, $I_{OH}$ = -100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD2}$ or $V_{SS}$	01	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3	V <sub>DD2</sub> - 0.2 V		V
		A Port = 3.3 V, $I_{OH}$ = -100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD2}$ or $V_{SS}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3	V <sub>DD2</sub> - 0.2 V		
		A Port = 3.3 V, $I_{OH}$ = -100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD2}$ or $V_{SS}$	08	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3	V <sub>DD2</sub> - 0.2 V		
		A Port = 5.0 V, $I_{OH}$ = -100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD2}$ or $V_{SS}$	All	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 4.5 \text{ V}$	1, 2, 3	V <sub>DD2</sub> - 0.2 V		
		B Port = 3.3 V, $I_{OH}$ = -100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD1}$ or $V_{SS}$	01	$V_{DD1} = 3.13 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3	V <sub>DD1</sub> - 0.2 V		
		B Port = 3.3 V, $I_{OH}$ = -100 $\mu A$ For all inputs affecting output under test, $V_{IN}$ = $V_{DD1}$ or $V_{SS}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3	V <sub>DD1</sub> - 0.2 V		
		B Port = 3.3 V, $I_{OH}$ = -100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD1}$ or $V_{SS}$	08	$V_{DD1} = 2.7 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3	V <sub>DD1</sub> - 0.2 V		
		B Port = 5.0 V, I <sub>OH</sub> = -100 μA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	01	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3	V <sub>DD1</sub> - 0.2 V		
		B Port = 5.0 V, $I_{OH}$ = -100 $\mu$ A For all inputs affecting output under test, $V_{IN}$ = $V_{DD1}$ or $V_{SS}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3	V <sub>DD1</sub> - 0.2 V		
		B Port = 5.0 V, I <sub>OH</sub> = -100 μA For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	08	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3	V <sub>DD1</sub> - 0.2 V		

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	14

		TABLE IA. Electrical perform	mance cha	racteristics - Con	tinued.			
Test	Symbol		Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Limi	ts <u>5</u> /	Unit
						Min	Max	
Output current (Sink)	I <sub>OL</sub> 11/	A Port = 3.3 V V <sub>IN</sub> = V <sub>SS</sub>	01	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3	8.0		mA
		V <sub>OL</sub> = 0.5 V	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3	8.0		
			08	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3	8.0		
		A Port = 5.0 V V <sub>IN</sub> = V <sub>SS;</sub> V <sub>OL</sub> = 0.4 V	All	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 4.5 \text{ V}$	1, 2, 3	8.0		
		B Port = 3.3 V V <sub>IN</sub> = V <sub>SS;</sub> V <sub>OL</sub> = 0.5 V	01	$V_{DD1} = 3.13 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3	8.0		
			02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3	8.0		
			08	$V_{DD1} = 2.7 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3	8.0		
		B Port = 5.0 V V <sub>IN</sub> = V <sub>SS</sub>	01	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3	8.0		
		$V_{OL} = 0.4 \text{ V}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3	8.0		
			08	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3	8.0		
Output current (source)	I <sub>OH</sub> <u>11</u> /	A Port = $3.3 \text{ V}$ V <sub>IN</sub> = V <sub>DD2</sub> or V <sub>SS</sub>	01	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3	-8.0		mA
		$V_{OH} = V_{DD2} - 0.9 V$	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3	-8.0		
			08	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3	-8.0		
		A Port = $5.0 \text{ V}$ $V_{IN} = V_{DD2} \text{ or } V_{SS}$ $V_{OH} = V_{DD2} - 0.7 \text{ V}$	All	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 4.5 \text{ V}$	1, 2, 3	-8.0		
		B Port = 3.3 V	01	$V_{DD1} = 3.13 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3	-8.0		
		$V_{IN} = V_{DD1}$ or $V_{SS}$ $V_{OH} = V_{DD1} - 0.9 \text{ V}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3	-8.0		
			08	$V_{DD1} = 2.7 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3	-8.0		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	15

		TABLE IA. Electrical perform	nance cha	racteristics - Con	tinued.			
Toot	O week at	Test conditions $\frac{1}{2} \frac{2}{3}$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C For 5.0 V supply:	Device	$V_{DD}$	Group A	Limi	ts <u>5</u> /	Unit
Test	Symbol	$ \begin{array}{c} +4.5 \text{ V} \leq \text{V}_{\text{DD1}} \leq +5.5 \text{ V} \\ \text{For 3.3 V supply:} \\ +3.0 \text{ V} \leq \text{V}_{\text{DD2}} \leq +3.6 \text{ V} \\ \text{unless otherwise specified} \end{array} $	type	<u>4</u> /	subgroups	Min	Max	Onit
Output current (Source)	I <sub>ОН</sub> <u>11</u> /	B Port = $5.0 \text{ V}$ $V_{IN} = V_{DD1} \text{ or } V_{SS}$ $V_{OH} = V_{DD1} - 0.7 \text{ V}$	01	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.13 \text{ V}$	1, 2, 3	-8.0		
		B Port = 5.0 V $V_{IN} = V_{DD1}$ or $V_{SS}$ $V_{OH} = V_{DD1} - 0.7 V$	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 3.0 \text{ V}$	1, 2, 3	-8.0		
		B Port = $5.0 \text{ V}$ $V_{IN} = V_{DD2} \text{ or } V_{SS}$ , $V_{OH} = V_{DD1} - 0.7 \text{ V}$	08	$V_{DD1} = 4.5 \text{ V},$ $V_{DD2} = 2.7 \text{ V}$	1, 2, 3	-8.0		
Three-state output leakage current high	I <sub>OZH</sub> 7/	A Port = 3.3 V For input under test, $V_{IN} = V_{DD2}$ Other inputs, $V_{IN} = V_{DD2}$ or $V_{SS}$ $V_{OUT} = V_{DD2}$	All	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3		3.0	
		A Port = 5.0 V For input under test, $V_{IN} = V_{DD2}$ Other inputs, $V_{IN} = V_{DD2}$ or $V_{SS}$ $V_{OUT} = V_{DD2}$	All	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 5.5 \text{ V}$	1, 2, 3		3.0	 _ μΑ
		B Port = 3.3 V For input under test, $V_{IN} = V_{DD1}$ Other inputs, $V_{IN} = V_{DD1}$ or $V_{SS}$ $V_{OUT} = V_{DD1}$	All	$V_{DD1} = 3.6 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3		3.0	ļ.
		B Port = 5.0 V For input under test, $V_{IN} = V_{DD1}$ Other inputs, $V_{IN} = V_{DD1}$ or $V_{SS}$ $V_{OUT} = V_{DD1}$	All	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3		3.0	
Three-state output leakage current low	I <sub>OZL</sub> 7/	A Port = 3.3 V For input under test, $V_{IN} = V_{SS}$ Other inputs, $V_{IN} = V_{DD2}$ or $V_{SS}$ $V_{OUT} = V_{SS}$	All	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3	-1.0		μА
		A Port = 5.0 V For input under test, $V_{IN} = V_{SS}$ Other inputs, $V_{IN} = V_{DD2}$ or $V_{SS}$ $V_{OUT} = V_{SS}$	All	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 5.5 \text{ V}$	1, 2, 3	-1.0		
		B Port = 3.3 V For input under test, $V_{IN} = V_{SS}$ Other inputs, $V_{IN} = V_{DD1}$ or $V_{SS}$ $V_{OUT} = V_{SS}$	All	$V_{DD1} = 3.6 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3	-1.0		
		B Port = 5.0 V For input under test, $V_{IN} = V_{SS}$ Other inputs, $V_{IN} = V_{DD1}$ or $V_{SS}$ $V_{OUT} = V_{SS}$	All	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 3.6 \text{ V}$	1, 2, 3	-1.0		

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	16

Test Sy	Symbol	Test conditions $1/2/3/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C For 5.0 V supply: +4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Limit	s <u>5</u> /	Uni
		unless otherwise specified				Min	Max	
	l <sub>os</sub> 12/ 13/	A Port = 3.3 V V <sub>OUT</sub> = V <sub>DD2</sub> or V <sub>SS</sub>	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	1, 2, 3	-100.0	100.0	m/
		A Port = $3.3 \text{ V}$ Vout = $V_{DD2}$ or $V_{SS}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	1, 2, 3	-100.0	100.0	
		A Port = $3.3 \text{ V}$ $V_{OUT} = V_{DD2} \text{ or } V_{SS}$	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	1, 2, 3	-100.0	100.0	
		A Port = $5.0 \text{ V}$ $V_{OUT} = V_{DD2} \text{ or } V_{SS}$	All	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 4.5 \text{ V}$ and 5.5 V	1, 2, 3	-200.0	200.0	
		B Port = $3.3 \text{ V}$ V <sub>OUT</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	01	$V_{DD1} = 3.13 \text{ V}$ and 3.6 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	1, 2, 3	-100.0	100.0	
		B Port = $3.3 \text{ V}$ Vout = $V_{DD1}$ or $V_{SS}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V}$ and 3.6 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	1, 2, 3	-100.0	100.0	
		B Port = $3.3 \text{ V}$ $V_{OUT} = V_{DD1} \text{ or } V_{SS}$	08	$V_{DD1} = 2.7 \text{ V}$ and 3.6 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	1, 2, 3	-100.0	100.0	
		B Port = $5.0 \text{ V}$ $V_{OUT} = V_{DD1} \text{ or } V_{SS}$	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	1, 2, 3	-200.0	200.0	
		B Port = $5.0 \text{ V}$ $V_{OUT} = V_{DD1} \text{ or } V_{SS}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	1, 2, 3	-200.0	200.0	
		B Port = $5.0 \text{ V}$ V <sub>OUT</sub> = V <sub>DD1</sub> or V <sub>SS</sub>	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	1, 2, 3	-200.0	200.0	

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A 5962-98580

REVISION LEVEL SHEET 17

		TABLE IA. Electrical perfo	ormance cl	naracteristics - Co	ontinued.			
Test	Symbol	Test conditions $\underline{1}/\underline{2}/\underline{3}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C bol For 5.0 V supply:	Device	$V_{DD}$	Group A	Limit	ts <u>5</u> /	Unit
		+4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V unless otherwise specified	Device type	<u>4</u> /	subgroups	Min	Max	
Power dissipation	P <sub>D</sub> 12/ 14/ 15/	A Port = 3.3 V $C_L = 40 \text{ pF}$ per switching output	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3 13 \text{ V}$ and 3.6 V	4, 5, 6		1.5	mW/ MHz
		A Port = 3.3 V $C_L = 40 \text{ pF}$ per switching output	02, 03, 04, 05, 06, 07	V <sub>DD1</sub> = 4.5 V and 5.5 V, V <sub>DD2</sub> = 3.0 V and 3.6 V	4, 5, 6		1.5	
		A Port = 3.3 V C <sub>L</sub> = 50 pF per switching output	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	4, 5, 6		1.5	
		A Port = 5.0 V C <sub>L</sub> = 40 pF per switching output	01 to 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 4.5 \text{ V}$ and 5.5 V	4, 5, 6		2.0	
		A Port = 5.0 V C <sub>L</sub> = 50 pF per switching output	08	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2.0			
		B Port = 3.3 V C <sub>L</sub> = 40 pF per switching output	01	$V_{DD1} = 3.13 \text{ V}$ and 3.6 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	4, 5, 6		1.5	
		B Port = 3.3 V C <sub>L</sub> = 40 pF per switching output	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V}$ and 3.6 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	4, 5, 6		1.5	
		B Port = 3.3 V C <sub>L</sub> = 50 pF per switching output	08	$V_{DD1} = 2.7 \text{ V}$ and 3.6 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	4, 5, 6		1.5	
		B Port = 5.0 V C <sub>L</sub> = 40 pF per switching output	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	4, 5, 6		2.0	
		B Port = 5.0 V C <sub>L</sub> = 40 pF per switching output	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	4, 5, 6		2.0	
		B Port = 5.0 V C <sub>L</sub> = 50 pF per switching output	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	4, 5, 6		2.0	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	18

	TABLE IA. <u>Electrical performance characteristics</u> - Continued.								
Test	Symbol	Test conditions $1/2/3/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C For 5.0 V supply: +4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Lim	Limits <u>5</u> /		
		unless otherwise specified				Min	Max		
Quiescent	I <sub>DDQ</sub>	A Port = 5.0 V	01, 02,		1		10.0		
supply current		$V_{IN} = V_{DD2}$ or $V_{SS}$	03, 04, 05, 08	$V_{DD1} = 5.5 \text{ V},$	2, 3		100.0	μА	
	A Port = 5.0 V, $V_{IN} = V_{DD2}$ or $V_{SS}$ M, D, P, L, R $\underline{3}$ /	V <sub>DD2</sub> = 5.5 V	1		500.0				
		B Port = 5.0 V	01, 02,		1		10.0		
		$V_{IN} = V_{DD1}$ or $V_{SS}$	03, 04, 05, 08	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 5.5 \text{ V}$	2, 3		100.0	μА	
		B Port = 5.0 V, V <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub> M, D, P, L, R <u>3</u> /		V <sub>DD2</sub> = 5.5 V	1		500.0		
		A Port = $5.0 \text{ V}$ V <sub>IN</sub> = V <sub>DD2</sub> or V <sub>SS</sub>	06, 07		1		60		
		VIN - VDD2 OF VSS		$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 5.5 \text{ V}$	2, 3		100	μΑ	
		A Port = 5.0 V, $V_{IN} = V_{DD2}$ or $V_{SS}$ M, D, P, L, R $3/$			1		100		
		B Port = 5.0 V	06, 07	$V_{DD1} = 5.5 \text{ V},$ $V_{DD2} = 5.5 \text{ V}$	1		60	_	
		$V_{IN} = V_{DD1}$ or $V_{SS}$			2, 3		100	μΑ	
		B Port = 5.0 VV <sub>IN</sub> = V <sub>DD1</sub> or V <sub>SS</sub> M, D, P, L, R <u>3</u> /			1		100	μι	
Input capacitance	C <sub>IN</sub>	f = 1 MHz, See 4.4.1c	All	V <sub>DD1</sub> , V <sub>DD2</sub> = 0.0 V	4		15	pF	
Output capacitance	Соит	f = 1 MHz, See 4.4.1c	All	V <sub>DD1</sub> , V <sub>DD2</sub> = 0.0 V	4		15	pF	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	19

		TABLE IA. <u>Electrical perfor</u>	mance cha	racteristics - Con	tinued.			
Test	Symbol	Test conditions $1/2/3/$ $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ For 5.0 V supply: $+4.5 \ V \le V_{DD1} \le +5.5 \ V$ For 3.3 V supply: $+3.0 \ V \le V_{DD2} \le +3.6 \ V$	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Lim	Limits <u>5</u> /	
		unless otherwise specified				Min	Max	
Functional test	<u>16</u> /	$V_{IH} = 0.7V_{DD}, V_{IL} = 0.3V_{DD}$ See 4.4.1b	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V,	7, 8	L	Н	
		M, D, P, L, R <u>3</u> /	01	V <sub>DD2</sub> = 3.13 V and 3.6 V	7	L	Н	
		$V_{IH} = 0.7V_{DD}, V_{IL} = 0.3V_{DD}$ See 4.4.1b	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	7, 8	L	Н	
		M, D, P, L, R <u>3</u> /	02, 03, 04, 05, 06, 07		7	L	Н	
		$V_{IH} = 0.7V_{DD}, V_{IL} = 0.3V_{DD}$ See 4.4.1b	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	7, 8	L	н	
Propagation delay time, data to bus (active low and active high)	and $C_L = 40 \text{ pF}$ , see figure 5	01	V <sub>DD1</sub> = 4.5 V and 5.5 V, V <sub>DD2</sub> = 3.13 V and 3.6 V	9, 10, 11	1.0	20.0	ns	
		B Port = 5 V, A Port = 3.3 V	02, 03	$V_{DD1} = 4.5 \text{ V}$	9, 10, 11	1.0	20.0	
		$C_L = 40 \text{ pF}, \text{ see figure 5}$	04, 05, 06, 07	and 5.5 V, V <sub>DD2</sub> = 3.0 V and 3.6 V		3.5	11.0	

B Port = 5 V, A Port = 3.3 V

A Port = B Port = 5 V operation

A Port = B Port = 5 V operation

 $C_L = 50 \text{ pF}$ , see figure 5

 $C_L = 40 \text{ pF}$ , see figure 5

 $C_L = 50 \text{ pF}$ , see figure 5

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	20

 $V_{DD1} = 4.5 \text{ V}$ 

and 5.5 V,  $V_{DD2} = 2.7 V$ and 3.6 V

 $V_{DD1} = 4.5 \text{ V}$ 

and 5.5 V,  $V_{DD2} = 4.5 \text{ V}$ 

and 5.5 V

 $V_{DD1} = 4.5 \text{ V}$ 

and 5.5 V,  $V_{DD2} = 4.5 V$ and 5.5 V 9, 10, 11

9, 10, 11

9, 10, 11

1.0

1.0

3.5

1.0

20.0

15.0

9.0

15.0

80

01, 02,

03

04, 05,

06, 07

80

		TABLE IA. Electrical perfo	ormance chara	acteristics - Conti	nued.			
Test	Symbol	Test conditions $\underline{1}/\underline{2}/\underline{3}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C For 5.0 V supply:	Device	evice V <sub>DD</sub> Group		Limit	s <u>5</u> /	Unit
1631	Gymbol	+4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V unless otherwise specified	type	<u>4</u> /	subgroups	Min	Max	Offic
Propagation delay time, data to bus active low	t <sub>PLH</sub> and t <sub>PHL</sub> <u>17</u> /	A Port = B Port = 3.3 V C <sub>L</sub> = 40 pF, see figure 5	01	$V_{DD1} = 3.13 \text{ V}$ and 3.6 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	9, 10, 11	1.0	20.0	ns
and active high)		A Port = B Port = $3.3 \text{ V}$ C <sub>L</sub> = $40 \text{ pF}$ , see figure 5	02, 03	$V_{DD1} = 3.0 \text{ V}$ and 3.6 V,	9, 10, 11	1.0	20.0	
			04, 05, 06, 07	$V_{DD2} = 3.0 \text{ V}$ and 3.6 V		3.5	11.0	
		A Port = B Port = $3.3 \text{ V}$ C <sub>L</sub> = $50 \text{ pF}$ , see figure $5 \text{ mg}$	08	$V_{DD1} = 2.7 \text{ V}$ and 3.6 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	9, 10, 11	1.0	20.	
Propagation delay time, output enable, $\overline{0Ex}$ to bus	t <sub>PZL1</sub> and t <sub>PZH1</sub> <u>17</u> /	A Port = 3.3 V, B Port = 5 V C <sub>L</sub> = 40 pF, see figure 5	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	9, 10, 11	1.0	18.0	ns
(active low and active			02, 03	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V,		1.0	18.0	
high)			04, 05, 06, 07	$V_{DD2} = 3.0V$ and 3.6 V		2.5	16.0	
		A Port = 3.3 V, B Port = 5.0 V $C_L = 50$ pF, see figure 5	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	9, 10, 11	1.0	18.0	
		A Port = B Port = 5.0 V operation	01, 02, 03	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V,	9, 10, 11	1.0	12.0	
		C <sub>L</sub> = 40 pF, see figure 5	04, 05, 06, 07	$V_{DD2} = 4.5 \text{ V}$ and 5.5 V		3.0	9.0	
		A Port = B Port = 5.0 V C <sub>L</sub> = 50 pF, see figure 5	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 4.5 \text{ V}$ and 5.5 V	9, 10, 11	1.0	12.0	
		A Port = B Port = 3.3 V operation C <sub>L</sub> = 40 pF, see figure 5	01	$V_{DD1} = 3.13 \text{ V}$ and 3.6 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	9, 10, 11	1.0	18.0	
			02, 03	$V_{DD1} = 3.0 \text{ V}$ and 3.6 V,	9, 10, 11	1.0	18.0	
			04, 05, 06, 07	$V_{DD2} = 3.0 \text{ V}$ and 3.6 V	-, -, -,	2.5	16.0	
		A Port = B Port = 3.3 C <sub>L</sub> = 50 pF, see figure 5	08	$V_{DD1} = 2.7 \text{ V}$ and 3.6 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	9, 10, 11	1.0	18.0	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	21

		TABLE IA. Electrical perform	nance charact	teristics - Contin	ued.													
Test	Symbol	Test conditions $1/2/3/$ -55°C ≤ T <sub>C</sub> ≤ +125°C For 5.0 V supply: +4.5 V ≤ V <sub>DL</sub> +5.5 V	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroup s	Lim Min	its <u>5</u> / Max	Unit										
		For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V unless otherwise specified																
Propagation delay time, output disable, $\overline{\text{OEx}}$ to bus	t <sub>PLZ1</sub> and t <sub>PHZ1</sub> <u>17</u> /	B Port = 5 V, A Port = 3.3 V C <sub>L</sub> = 40 pF, see figure 5	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13$ V and 3.6 V	9, 10, 11	1.0	20.0	ns										
(high impedance)		B Port = 5 V, A Port = $3.3 \text{ V}$ C <sub>L</sub> = $40 \text{ pF}$ , see figure 5	02, 03	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V,	9, 10, 11	1.0	20.0											
			04, 05, 06, 07	$V_{DD2} = 3.0 \text{ V}$ and 3.6 V		2.5	16.0											
		B Port = 5.0 V, A Port = 3.3 V $C_L = 50$ pF, see figure 5	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	9, 10, 11	1.0	20.0											
		A Port = B Port = 5 V	01, 02, 03	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V,	9, 10, 11	1.0	15.0											
												C <sub>L</sub> = 40 pF, see figure 5	04, 05, 06, 07	$V_{DD2} = 4.5 \text{ V}$ and 5.5 V		3.0	9.0	
		A Port = B Port = 3.3 V operation C <sub>L</sub> = 40 pF, see figure 5	01	$V_{DD1} = 3.13$ V and 3.6 V, $V_{DD2} = 3.13$ V and 3.6 V	9, 10, 11	1.0	20.0											
		A Port = B Port = 3.3 V	02, 03	$V_{DD1} = 3.0 \text{ V}$ and 3.6 V,	9, 10, 11	1.0	20.0											
		operation C <sub>L</sub> = 40 pF, see figure 5	04, 05, 06, 07	$V_{DD2} = 3.0 \text{ V}$ and 3.6 V		2.5	16.0											
		A Port = B Port = 3.3 C <sub>L</sub> = 50 pF, see figure 5	08	$V_{DD1} = 2.7 \text{ V}$ and 3.6 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	9, 10, 11	1.0	20.0											

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	22

		TABLE IA. Electrical perfo	rmance chara	acteristics - Contin	iued.			
Test	Symbol	Test conditions $1/2/3/3/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C For 5.0 V supply: +4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V unless otherwise specified	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Limi Min	its <u>5</u> / Max	Unit
Propagation delay time, output enable, DIRx to bus	t <sub>PZL2,</sub> t <sub>PZH2</sub>	B Port = 5 V, A Port = $3.3 \text{ V}$ C <sub>L</sub> = $40 \text{ pF}$ , see figure 5	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	9, 10, 11	1.0	18.0	ns
(active low and active high)		B Port = 5 V, A Port = 3.3 V C <sub>L</sub> = 40 pF, see figure 5	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	9, 10, 11	1.0	18.0	
		B Port = 5.0 V, A Port = 3.3 V $C_L = 50$ pF, see figure 5	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	9, 10, 11	1.0	18.0	
		A Port = B Port = 5 V operation $C_L = 40 \text{ pF}$ , see figure 5	01 to 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 4.5 \text{ V}$ and 5.5 V	9, 10, 11	1.0	12.0	
		A Port = B Port = $5.0 \text{ V}$ C <sub>L</sub> = $50 \text{ pF}$ , see figure $5 \text{ mg}$	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 4.5 \text{ V}$ and 5.5 V	9, 10, 11	1.0	12.0	
		A Port = B Port = 3.3 V operation C <sub>L</sub> = 40 pF, see figure 5	01	$V_{DD1} = 3.13 \text{ V}$ and 3.6 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	9, 10, 11	1.0	18.0	
		A Port = B Port = 3.3 V operation C <sub>L</sub> = 40 pF, see figure 5	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V}$ and 3.6 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	9, 10, 11	1.0	18.0	
		A Port = B Port = $3.3$ C <sub>L</sub> = $50$ pF, see figure $5$	80	$V_{DD1} = 2.7 \text{ V}$ and 3.6 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	9, 10, 11	1.0	18.0	

STANDARD
MICROCIRCUIT DRAWING
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE <b>A</b>		5962-98580
	REVISION LEVEL L	SHEET 23

TABLE IA. <u>Electrical performance characteristics</u> - Continued.

Test	Symb ol	Test conditions $1/2/3$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C For 5.0 V supply: +4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Lim	Limits <u>5</u> /					
		unless otherwise specified				Min	Max					
Propagation delay time, output disable, DIRx to bus	t <sub>PLZ2</sub> , t <sub>PHZ2</sub> <u>18</u> /	B Port = 5 V, A Port = 3.3 V C <sub>L</sub> = 40 pF, see figure 5	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	9, 10, 11	1.0	20.0	ns				
(high impedance)		B Port = 5 V, A Port = 3.3 V C <sub>L</sub> = 40 pF, see figure 5	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	9, 10, 11	1.0	20.0					
			B Port = 5 V, A Port = 3.3 V C <sub>L</sub> = 50 pF, see figure 5	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	9, 10, 11	1.0	20.0				
						A Port = B Port = 5 V operation C <sub>L</sub> = 40 pF, see figure 5	01 to 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 4.5 \text{ V}$ and 5.5 V	9, 10, 11	1.0	15.0	
								A Port = B Port = 5.0 V C <sub>L</sub> = 50 pF, see figure 5	08	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 4.5 \text{ V}$ and 5.5 V	9, 10, 11	1.0
		A Port = B Port = 3.3 V operation $C_L = 40 \text{ pF}$ , see figure 5	01	$V_{DD1} = 3.13 \text{ V}$ and 3.6 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	9, 10, 11	1.0	20.0	_				
		A Port = B Port, 3.3 V operation $C_L = 40$ pF, see figure 5	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V}$ and 3.6 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	9, 10, 11	1.0	20.0					
		A Port = B Port = 3.3 C <sub>L</sub> = 50 pF, see figure 5	08	$V_{DD1} = 2.7 \text{ V}$ and 3.6 V, $V_{DD2} = 2.7 \text{ V}$ and 3.6 V	9, 10, 11	1.0	20.0					

STANDARD
MICROCIRCUIT DRAWING
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE A		5962-98580
	REVISION LEVEL L	SHEET 24

	TABLE IA. <u>Electrical performance characteristics</u> - Continued.									
Test	Symbol	Test conditions $1/2/3/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C For 5.0 V supply: +4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Limits <u>5</u> /		Unit		
		unless otherwise specified				Min	Max			
Skew between outputs.	t <sub>SKEW</sub> 19/ 21/	B Port = 5 V, A Port = 3.3 V C <sub>L</sub> = 40 pF	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	9, 10, 11		600	ps		
		B Port = 5 V, A Port = 3.3 V C <sub>L</sub> = 40 pF	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	9, 10, 11		600			
		A Port = B Port, 5 V operation C <sub>L</sub> = 40 pF	01 to 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 4.5 \text{ V}$ and 5.5 V	9, 10, 11		600			
		A Port = B Port, 3.3 V operation C <sub>L</sub> = 40 pF	01	$V_{DD1} = 3.13 \text{ V}$ and 3.6 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	9, 10, 11		600			
		A Port = B Port, 3.3 V operation $C_L = 40 \text{ pF}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V}$ and 3.6 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	9, 10, 11		600			

STANDARD				
MICROCIRCUIT DRAWING				
DLA LAND AND MARITIME				
COLUMBUS, OHIO 43218-3990				

SIZE A		5962-98580
	REVISION LEVEL L	SHEET 25

	TABLE IA. <u>Electrical performance characteristics</u> - Continued.								
Test	Symbol	Test conditions $1/2/3/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C For 5.0 V supply: +4.5 V $\leq$ V <sub>DD1</sub> $\leq$ +5.5 V For 3.3 V supply: +3.0 V $\leq$ V <sub>DD2</sub> $\leq$ +3.6 V	Device type	V <sub>DD</sub> <u>4</u> /	Group A subgroups	Lim	its <u>5</u> /	Unit	
		unless otherwise specified				Min	Max		
Differential skew between outputs	t <sub>DSKEW</sub> 20/ 22/	B Port = 5 V, A Port = 3.3 V C <sub>L</sub> = 40 pF	01	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	9, 10, 11		1.5	ns	
		B Port = 5 V, A Port = $3.3 \text{ V}$ C <sub>L</sub> = $40 \text{ pF}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	9, 10, 11		1.5		
		A Port = B Port, 5 V operation $C_L = 40 \text{ pF}$	01 to 07	$V_{DD1} = 4.5 \text{ V}$ and 5.5 V, $V_{DD2} = 4.5 \text{ V}$ and 5.5 V	9, 10, 11		1.5		
		A Port = B Port, 3.3 V operation $C_L = 40 \text{ pF}$	01	$V_{DD1} = 3.13 \text{ V}$ and 3.6 V, $V_{DD2} = 3.13 \text{ V}$ and 3.6 V	9, 10, 11		1.5		
		A Port = B Port, 3.3 V operation $C_L = 40 \text{ pF}$	02, 03, 04, 05, 06, 07	$V_{DD1} = 3.0 \text{ V}$ and 3.6 V, $V_{DD2} = 3.0 \text{ V}$ and 3.6 V	9, 10, 11		1.5		

- 2/ Temperature range (T<sub>C</sub>) for device types 03, 05, and 07 is -40°C to +125°C.
- 3/ RHA devices supplied to this drawing have been characterized through all levels M, D, P, L, and R of irradiation. However, this device is only tested at the 'R' level. Pre and Post irradiation values are identical unless otherwise specified in Table IA. When performing post irradiation electrical measurements for any RHA level,  $T_A = +25$ °C.
- $\underline{4}$ / This device requires both V<sub>DD1</sub> and V<sub>DD2</sub> power supplies for operation. The power supply will be indicated followed by the voltage to which the power supply is set to for the given test.
- 5/ For negative and positive voltage and current values, the sign designates the potential difference in reference to V<sub>SS</sub> and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 6/ Guaranteed; tested on a sample of pins per device at 3.6 V, 4.5 V, and 5.5 V. Tested on all pins at 3.13 V for device type 01 and 3.0 V for device types 02, 03, 04, 05, 06, and 07.
- 7/ Guaranteed; tested on a sample of pins at 3.6 V. Tested on all pins at 5.5 V.
- 8/ This parameter is unaffected by the state of  $\overline{OEx}$  or DIRx.
- 9/ Guaranteed; tested on a sample of pins at 3.13 V for device type 01 and 3.0 V for device types 02, 03, 04, 05, 06, and 07 tested on all pins at 4.5 V.
- 10/ Guaranteed; tested on a sample of pins at 3.13 V for device type 01 and 3.0 V for device types 02, 03, 04, 05, 06, and 07.
- 11/ Guaranteed based on characterization data but not tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 26

### TABLE IA. <u>Electrical performance characteristics</u> - Continued.

- 12/ This parameter is supplied as design limit but not guaranteed or tested.
- 13/ No more than one output should be shorted at a time for a maximum duration of one second.
- 14/ Power does not include power contribution of any CMOS output sink current.
- 15/ Power dissipation specified per switching output.
- Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:

  V<sub>IH</sub> = V<sub>IH</sub>(min) + 20%, -0%, V<sub>IL</sub> = V<sub>IL</sub>(max) + 0%, -50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices are guaranteed to V<sub>IH</sub>(min) and V<sub>IL</sub>(max).
- 17/ For propagation delay tests, all paths must be tested.
- 18/ Guaranteed by design but not tested.
- 19/ Output skew is defined as a comparison of any two transitions high-to-low versus high-to-low and low-to-high versus low-to-high at the same temperature and voltage.
- <u>20</u>/ Differential skew is defined as a comparison of any two output transitions high-to-low versus low-to-high and low-to-high versus high-to-low.
- 21/ For device types 01, 02, 03 04, 05, 06, 07 output skew is defined as a comparison of any two output transitions of the same type at the same temperature and voltage for the same port within the byte:1A1 through 1A8 are compared high-to-low versus high-to-low and low-to-high versus low-to-high; similarly 1B1 through 1B8 are compared, 2A1 through 2A8 are compared and 2B1 through 2B8 are compared.
- 22/ For device types 01, 02, 03 04, 05, 06, 07 differential output skew is defined as a comparison of any two output transitions of opposite types at the same temperature and voltage for the same port within the byte:1A1 through 1A8 are compared high-to-low versus low-to-high; similarly 1B1 through 1B8 are compared, 2A1 through 2A8 are compared and 2B1 through 2B8 are compared.

TABLE IB. SEP test limits. 1/ 2/

Device type	V <sub>DD1</sub> =	4.5 V	Bias for latch-up test
	Effective LET no upsets [MeV/(mg/cm²)]	Maximum device cross section	$V_{DD1} = 5.5 \text{ V}$ no latch-up $\underline{3}/\underline{4}/$
01 - 05	LET≤ 80	6 x 10 <sup>-9</sup> cm <sup>2</sup> /bit <u>5</u> /	LET ≤ 120
06, 07	LET ≤ 80	6 x 10 <sup>-9</sup> cm <sup>2</sup> /bit <u>5</u> /	LET ≤ 114
08	LET ≤ 64	<u>6</u> /	LET ≤ 111

- 1/ For SEP test conditions, see 4.4.4.4 herein.
- Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Operating temperature is  $T_A = +125^{\circ}C \pm 10^{\circ}C$  for SEL and  $T_A = +25^{\circ}C \pm 10^{\circ}C$  for SEU test.
- 4/ Tested to a LET = 120 MeV/(mg/cm²) for device types 01-05, LET = 114 MeV/(mg/cm²) for device types 06-07 and LET= 111 MeV/(mg/cm²) for device type 08 with no latch-up (SEL).
- 5/ The bit error cross section is established from a "hard" D flip-flop that is based on the Weibull distribution from SEU testing, and is performed on the Standard Evaluation Circuit (SEC).
- 6/ Tested to LET = 80 MeV/(mg/cm²) for device types 01-07 and LET = 64 MeV/(mg/cm²) for device type 08 with no single event upsets (SEU).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	27

# Case outline X LEAD NO.1 SEE NOTE 6 e — -B-S1— 4 PLS E1 -48 PLCS ⊕ .010 M H A-BS DS → 036 M H A-BS DS SEE NOTE 5 SEE NOTE 5 O.040 SEE NOTE 5 LEAD FINISH BASE METAL SECTION A-A

FIGURE 1. Case outline

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	28


Case outline X						
	Inches				Millimeters	
Symbol	Min	Nom	Max	Min	Nom	Max
Α	.080		.120	2.032		3.048
b	.006		.015	0.1524		0.381
b1	.006		.013	0.1524		0.3302
С	.004		.010	0.1016		0.254
c1	.004		.008	0.1016		0.2032
D	.610		.640	15.494		16.256
E	.370		.390	9.398		9.906
E1	.430		.470	10.922		11.938
E2	.180			4.572		
E3	.030			0.762		
е		.025 BSC		0.635		
k		N/A			N/A	
L	.250		.370	6.35		9.398
Q	.026		.045	0.6604		1.143
S1	.005			0.127		
М			.0015			0.0381
N		48			48	

# NOTES:

- All exposed metalized areas must be gold plated over electroplated nickel per MIL-PRF-38535.
   The lids are electrically connected to V<sub>SS</sub>.
   Lead finishes are in accordance with MIL-PRF-38535.
   Dimension symbology is in accordance with MIL-PRF-38535.
   Lead position and coplanarity are not measured.
   ID mark symbol is vendor option: No alpha numeric. One or both ID methods may be used for pin 1 ID.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	29






FIGURE 1. Case outline - Continued.

Dimensions						
O	Incl	hes	Millim	eters		
Symbol	Min	Max	Min	Max		
Α	.086	.107	2.18	2.72		
b	.008	.012	0.20	0.30		
С	.005	.007	0.12	0.18		
D	.613	.627	15.57	15.92		
E	.375	.385	9.52	9.78		
E2	.245	.255	6.22	6.48		
E3	.060	.070	1.52	1.78		
е	.025 BSC		0.635	BSC		
f	.008	BSC	0.20 BSC			
L	.270	.370	6.85	9.40		
Q	.026	.036	0.66	0.92		
S1	.010	.024	0.25	0.61		
N	4	8	4	8		

FIGURE 1. Case outline - Continued.

STANDARD			
MICROCIRCUIT DRAWING			
DLA LAND AND MARITIME			
COLUMBUS, OHIO 43218-3990			

SIZE A		5962-98580
	REVISION LEVEL L	SHEET 30

Device type		All		
Case outline	X and Y			
Terminal number	Terminal symbol Terminal number Terminal syr			
1	DIR1	25	<del>OE2</del>	
2	1B1	26	2A8	
3	1B2	27	2A7	
4	V <sub>SS</sub>	28	V <sub>SS</sub>	
5	1B3	29	2A6	
6	1B4	30	2A5	
7	$V_{DD1}$	31	$V_{DD2}$	
8	1B5	32	2A4	
9	1B6	33	2A3	
10	V <sub>SS</sub>	34	$V_{SS}$	
11	1B7	35	2A2	
12	1B8	36	2A1	
13	2B1	37	1A8	
14	2B2	38	1A7	
15	V <sub>SS</sub>	39	V <sub>SS</sub>	
16	2B3	40	1A6	
17	2B4	41	1A5	
18	V <sub>DD1</sub>	42	$V_{DD2}$	
19	2B5	43	1A4	
20	2B6	44	1A3	
21	V <sub>SS</sub>	45	V <sub>SS</sub>	
22	2B7	46	1A2	
23	2B8	47	1A1	
24	DIR2	48	OE1	

Pin description			
Terminal symbol Description			
$\overline{OEx}$ (x = 1, 2)	Output enable inputs (active low)		
DIRx (x = 1, 2)	Direction control inputs		
mAn (m = 1, 2; n = 1 to 8)	Side A inputs or three-state outputs (3.3 V Port)		
mBn (m = 1, 2; n = 1 to 8)	Side B inputs or three-state outputs (5.0 V Port )		

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	31

## For device types 01, 02, 03, 04 05 and 08.

	Inputs	Operation
Enable <del>0Ex</del>	Direction DIRx	
L L H	L H X	B data to A bus A data to B bus Isolation

H = High voltage level L = Low voltage level

X = Irrelevant

Port A	Port B	Operation
3.3 Volts	5.0 Volts	Voltage Translator
5.0 Volts	5.0 Volts	Non-Translating
3.3 Volts	3.3 Volts	Non-Translating
$V_{SS}$	$V_{SS}$	Cold Spare
3.3 V or 5.0 V	V <sub>SS</sub>	Port B Cold Spare

# NOTE:

Control signals DIRx and  $\overline{\text{OEx}}$  are 5 volt tolerant inputs. When  $V_{DD2}$  is at 3.3 volts, either 3.3 or 5.0 volt CMOS logic levels can be applied to all control inputs. For proper operation, connect power to all  $V_{DD}$  and ground all  $V_{SS}$  pins (i.e., no floating  $V_{DD}$  or  $V_{SS}$  input pins). Tie unused inputs to  $V_{SS}$ .

If  $V_{DD1}$  and  $V_{DD2}$  are not powered up together, then  $V_{DD2}$  should be powered up first for proper control of DIRx and  $\overline{OEx}$ . The internal state of DIRx and  $\overline{OEx}$  is unknown when  $V_{DD2}$  is not powered, because the internal circuitry for these pins is powered by  $V_{DD2}$ . Until  $V_{DD2}$  reaches 2.75 V  $\pm 5\%$  ( for device types 01-07) and until  $V_{DD2}$  reaches 2.2 V for device type 08, control of the outputs by DIRx and  $\overline{OEx}$  cannot be guaranteed. During operation of the part, after power up, insure  $V_{DD1} \ge V_{DD2}$ .

## FIGURE 3. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	32

### For device types 06 and 07.

	Inputs	Operation
Enable <del>OEx</del>	Direction DIRx	
L L H	L H X	B data to A bus A data to B bus Isolation

H = High voltage level L = Low voltage level

X = Irrelevant

Port A	Port B	Operation
3.3 Volts	5.0 Volts	Voltage Translator
5.0 Volts	5.0 Volts	Non-Translating
3.3 Volts	3.3 Volts	Non-Translating
V <sub>SS</sub>	V <sub>SS</sub>	Cold Spare
3.3 V or 5.0 V	V <sub>SS</sub>	Port A Warm Spare
V <sub>SS</sub>	3.3 V or 5.0 V	Port B Warm Spare

### NOTE:


All inputs are 5 volt tolerant. When  $V_{DD2}$  is at 3.3 volts, either 3.3 or 5 volt CMOS logic levels can be applied to all control inputs. It is recommended that all unused inputs be tied to  $V_{SS}$  through a 1K $\Omega$  resistor. Input signal transitions should be driven to the UT54ACS164245SEI with a rise and fall time that is < 100 ms.


For proper operation, connect power to all  $V_{DD}$  pins and ground all  $V_{SS}$  pins (ie., no floating  $V_{DD}$  or  $V_{SS}$  input pins). By virtue of the UT54ACS164245SEI warm spare feature, power supplies  $V_{DD1}$  and  $V_{DD2}$  may be applied to the device in any order. To ensure the device is in cold spare mode, both supplies,  $V_{DD1}$  and  $V_{DD2}$  must be equal to  $V_{SS} \pm 0.3$  V. Warm space operation is in effect when one power supply is > 1.0 V and the other power supply is equal to  $V_{SS} \pm 0.3$  V. If  $V_{DD1}$  has a power on ramp longer than 1 second, then  $V_{DD2}$  should be powered on first to ensure proper control of DIRx and  $\overline{OEx}$ . During normal operation of the part, after power-up, ensure  $V_{DD1} \ge V_{DD2}$ .

By definition, warm sparing occurs when half of the chip receives its normal  $V_{DD}$  supply value while the  $V_{DD}$  supplying the other half of the chip is set to 0.0 V. When the chip is "warm spared", the side that has  $V_{DD}$  set to normal operation value is "actively" tri-stated because the chip's internal OE signal is forced low. The side of the chip that has  $V_{DD}$  set to 0.0 V is "passively" tri-stated by the cold spare circuitry. In order to minimize transients and current consumption, the user is encouraged to first apply a high level to the  $\overline{OEx}$  pins and then power down the appropriate supply.

FIGURE 3. Truth table - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 33









FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	36



## TEST CIRCUIT A or EQUIVALENT

## NOTES:

- 1.  $V_{REF} = 0.5V_{DD}$ .
- 2.  $C_L = 40$  pF minimum or equivalent (includes test jig and probe capacitance) for device type 01 to 07 and  $C_L = 50$  pF minimum or equivalent for device type 08.
- 3.  $I_{\text{SRC}}$  is set to -1.0 mA and  $I_{\text{SNK}}$  is set to 1.0 mA for  $t_{\text{PHL}}$  and  $t_{\text{PLH}}$  measurements.
- 4. Input signal from pulse generator:  $V_{IN} = 0.0 \text{ V}$  to  $V_{DD}$ ;  $f \le 10 \text{ MHz}$ ;  $t_r = 1.0 \text{ ns/V} \pm 0.3 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V} \pm 0.3 \text{ ns/V}$ ;  $t_f$  and  $t_f$  shall be measured from 0.1  $V_{DD}$  to 0.9  $V_{DD}$  and from 0.9  $V_{DD}$  to 0.1  $V_{DD}$ , respectively.
- 5. Equivalent test circuit means that DUT performance will be correlated and remain guaranteed to the applicable test circuit, above, whenever a test platform change necessitates a deviation from the applicable test circuit.

FIGURE 5. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	37

## 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
  - 4.2.1 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
    - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
    - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein (see 4.4.1 through 4.4.4).
  - 4.4.1 Group A inspection.
    - a. Tests shall be as specified in table IIA herein.
    - b. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
    - c.  $C_{IN}$  and  $C_{OUT}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  and  $C_{OUT}$  shall be measured between the designated terminal and  $V_{SS}$  at a frequency of 1 MHz. For  $C_{IN}$  and  $C_{OUT}$ , test all applicable pins on five devices with zero failures.
  - 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	38

# TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1	1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	<u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 2, 3, 7, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C).

Parameters	Symbol	Delta limits for device types 01 - 05	Delta limits for device types 06, 07 and 08
Output voltage low	V <sub>OL</sub>	±100 mV	±100 mV
Output voltage high	V <sub>OH</sub>	±100 mV	±100 mV
Quiescent supply current	I <sub>DDQ</sub>	Not applicable	±10% or 10 μA whichever is greater

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	39

 <sup>1/</sup> PDA applies to subgroups 1 and 7.
 2/ PDA applies to subgroups 1, 7, and deltas.
 3/ Delta limits, as specified in table IIB herein, shall be required where specified, and the delta values shall be completed with reference to the zero hour electrical parameters.

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device classes Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at
    - $T_A = +25^{\circ}C \pm 5^{\circ}C$ , after exposure, to the subgroups specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein.
- 4.4.4.1.1 <u>Accelerated annealing testing</u>. Accelerated annealing testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limits at  $25^{\circ}$ C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. When required by the customer, dose rate induced latchup testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.
- 4.4.4.4 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test 4 devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The recommended test conditions for SEP are as follows:
  - a. The ion beam angle of incidence shall be between normal to the die surface and  $60^{\circ}$  to the normal, inclusive (i.e.  $0^{\circ} \le \text{angle} \le 60^{\circ}$ ). No shadowing of the ion beam due to fixturing or package related affects is allowed.
  - b. The fluence shall be  $\geq 100$  errors or  $\geq 10^7$  ions/cm<sup>2</sup>.
  - c. The flux shall be between 10<sup>2</sup> and 10<sup>5</sup> ions/cm<sup>2</sup>/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
  - d. The particle range shall be  $\geq$  20 microns in silicon.
  - e. The test temperature shall be  $\pm 25^{\circ}$ C for the upset measurements and the maximum rated operating temperature  $\pm 10^{\circ}$ C for the latchup measurents.
  - f. Bias conditions shall be V<sub>DD</sub> = 4.5 V dc for the upset measurements and V<sub>DD</sub> = 5.5 V dc for the latchup measurements.
  - g. For SEP test limits, see table IB herein.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit V<sub>SS</sub> terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	40

## 5. PACKAGING

- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime, when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.
- 6.7 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional data shall be supplied.
  - a. RHA test conditions (SEP).
  - b. Number of upsets (SEU).
  - c. Number of transients (SET).
  - d. Occurrence of latch-up (SEL).

STANDARD		
MICROCIRCUIT DRAWING		


DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-98580
	REVISION LEVEL L	SHEET 41

## A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multichip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

A.1.2 PIN. The PIN shall be as shown in the following example:



A.1.2.1 RHA designator. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACS164245S	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs and cold sparing
02	54ACS164245S <u>1</u> /	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs, cold sparing, and extended voltage range
03	54ACS164245S <u>1</u> / <u>2</u> /	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs, cold sparing, extended voltage range, and extended industrial temperature range of -40°C to +125°C
04	54ACS164245SE <u>1</u> /	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs, cold sparing, extended voltage range, and enhanced AC's
05	54ACS164245SE <u>1</u> / <u>2</u> /	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs, cold sparing, extended voltage range, extended industrial temperature range of -40°C to +125°C, and enhanced AC's
06	54ACS164245SEI <u>1</u> /	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs, cold sparing, warm sparing, extended voltage range, enhanced AC's and improved power management
07	54ACS164245SEI <u>1</u> / <u>2</u> /	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose transceiver with three-state outputs, cold sparing, warm sparing, extended voltage range, industrial temperature range of -40°C to +125°C, enhanced AC's and improved power management

<sup>1/</sup> Device types 02, 03, 04, 05, 06, and 07 have an extended voltage range.

<sup>2/</sup> Device types 03, 05, and 07 have an extended industrial temperature range of -40°C to +125°C.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	42

# A.1.2.3 Device class designator.

<u>Device class</u> <u>Device requirements documentation</u>

Q or V Certification and qualification to the die requirements of MIL-PRF-38535.

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

## A.1.2.4.1 Die physical dimensions.

<u>Die type</u>	Figure number
01, 02, 03, 04, 05	A-1
06, 07	A-2

# A.1.2.4.2 <u>Die bonding pad locations and electrical functions</u>.

<u>Die type</u>	<u>Figure number</u>
01, 02, 03, 04, 05	A-1
06, 07	A-2

## A.1.2.4.3 Interface materials.

Die type	Figure number
01, 02, 03, 04, 05	A-1
06, 07	A-2

## A.1.2.4.4 Assembly related information.

Die type	<u>Figure number</u>
01, 02, 03, 04, 05	A-1
06, 07	A-2

- A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.
- A.1.4 Recommended operating conditions. See paragraph 1.4 herein for details.

STANDARD		
<b>MICROCIRCUIT DRAWING</b>		
DI A I AND AND MADITIME		

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-98580
	REVISION LEVEL L	SHEET 43

## A.2. APPLICABLE DOCUMENTS

A.2.1 <u>Government specifications, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

#### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="http://quicksearch.dla.mil">http://quicksearch.dla.mil</a> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## A.3 REQUIREMENTS

- A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V and herein.
  - A.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in A.1.2.4.1 and on figures A-1 and A-2.
- A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figures A-1 and A-2.
  - A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figures A-1 and A-2.
- A.3.2.4 <u>Assembly related information</u>. The assembly related information shall be as specified in A.1.2.4.4 and on figures A-1 and A-2.
  - A.3.2.5 Truth table(s). The truth table(s) shall be as defined in paragraph 3.2.3 herein.
  - A.3.2.6 <u>Irradiation test connections</u>. The irradiation test connections shall be as defined within paragraph 3.2.6 herein.
- A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.
- A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL L	SHEET 44

- A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

## A.4. VERIFICATION

- A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.
- A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:
  - a. Wafer Lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
  - b. 100% wafer probe (see paragraph A.3.4 herein).
  - c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

## A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.


## A.5. DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be in accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

## A.6. NOTES

- A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.
- A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DLA Land and Maritime -VA, P.O. Box 3990, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.
- A.6.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- A.6.4 <u>Sources of supply for device classes Q and V.</u> Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98580
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	45



NOTE: Pad numbers reflect terminal numbers when placed in case outline X (see figure 2).

FIGURE A-1. Die bonding pad locations and electrical functions.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-98580
		REVISION LEVEL L	SHEET 46

Die physical dimensions.

Die size: 132.97 x 115.827 mils.

Die thickness:  $17.5 \pm 1$  mils

Interface materials.

Top metallization: Si Al Cu

Thickness: 6.2kÅ - 7.6kÅ

Backside metallization: None

Glassivation:

Type: Oxide/Nitride

Thickness: 9.0kÅ – 11.0kÅ

Substrate: Epitaxial Layer on Single Crystal Silicon

Assembly related information.

Substrate potential: Tied to V<sub>SS</sub>

Special assembly Instructions: None

FIGURE A-1. <u>Die bonding pad locations and electrical functions</u> – Continued.


STANDARD
MICROCIRCUIT DRAWING
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990

SIZE
A

SP62-98580

REVISION LEVEL
L

SHEET
47



NOTE: Pad numbers reflect terminal numbers when placed in case outline X (see figure 2).

FIGURE A-2. Die bonding pad locations and electrical functions.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-98580
		REVISION LEVEL L	SHEET 48

Die physical dimensions.

Die size: 132.97 x 115.83 mils.

Die thickness:  $17.5 \pm 1$  mils

Interface materials.

Top metallization: Si Al Cu

Thickness: 6.2kÅ - 7.6kÅ

Backside metallization: None

Glassivation.

Type: Oxide/Nitride

Thickness: 9.0kÅ - 11.0kÅ

Substrate: Epitaxial Layer on Single Crystal Silicon

Assembly related information.

Substrate potential: Tied to V<sub>SS</sub>

Special assembly Instructions: Bond V<sub>SS</sub> pad first (pins 4, 10, 15, 21, 28, 34, 39 or 45)

FIGURE A-2. <u>Die bonding pad locations and electrical functions</u> – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98580
DLA LAND AND MARITIME	_	REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		L	49

# STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 14-03-10

Approved sources of supply for SMD 5962-98580 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962R9858001QXC	65342	UT54ACS164245SUCC
5962R9858001VXC	65342	UT54ACS164245SUCCR
5962R9858001Q9A	65342	UT54ACS164245S-Q DIE
5962R9858001V9A	65342	UT54ACS164245S-V DIE
5962R9858002QXC	65342	UT54ACS164245SUCC <u>3</u> /
5962R9858002VXC	65342	UT54ACS164245SUCCR <u>3</u> /
5962R9858002Q9A	65342	UT54ACS164245S-Q DIE 3/
5962R9858002V9A	65342	UT54ACS164245S-V DIE 3/
5962R9858003QXC	65342	UT54ACS164245SUCC <u>3</u> / <u>4</u> /
5962R9858003VXC	65342	UT54ACS164245SUCCR <u>3</u> / <u>4</u> /
5962R9858003Q9A	65342	UT54ACS164245S-Q DIE <u>3</u> / <u>4</u> /
5962R9858003V9A	65342	UT54ACS164245S-V DIE <u>3</u> / <u>4</u> /
5962R9858004QXC	65342	UT54ACS164245SEUCC 3/
5962R9858004VXC	65342	UT54ACS164245SEUCCR 3/
5962R9858004Q9A	65342	UT54ACS164245SE-Q DIE 3/
5962R9858004V9A	65342	UT54ACS164245SE-V DIE 3/

See footnotes at end of table.

## STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

DATE: 14-03-10

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962R9858005QXC	65342	UT54ACS164245SEUCC <u>3</u> / <u>4</u> /
5962R9858005VXC	65342	UT54ACS164245SEUCCR <u>3</u> / <u>4</u> /
5962R9858005Q9A	65342	UT54ACS164245SE-Q DIE <u>3</u> / <u>4</u> /
5962R9858005V9A	65342	UT54ACS164245SE-V DIE <u>3</u> / <u>4</u> /
5962R9858006QXC	65342	UT54ACS164245SEIUCC <u>3</u> /
5962R9858006VXC	65342	UT54ACS164245SEIUCCR <u>3</u> /
5962R9858006Q9A	65342	UT54ACS164245SEI-Q DIE 3/
5962R9858006V9A	65342	UT54ACS164245SEI-V DIE <u>3</u> /
5962R9858007QXC	65342	UT54ACS164245SEIUCC <u>3</u> / <u>4</u> /
5962R9858007VXC	65342	UT54ACS164245SEIUCCR <u>3</u> / <u>4</u> /
5962R9858007Q9A	65342	UT54ACS164245SEI-Q DIE <u>3</u> / <u>4</u> /
5962R9858007V9A	65342	UT54ACS164245SEI-V DIE <u>3</u> / <u>4</u> /
5962R9858008VYC	F8859	RHRAC164245K01V
5962R9858008QYC	F8859	RHRAC164245K01Q

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- <u>Z</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ These parts have an extended voltage range.
- 4/ These parts have an extended industrial temperature range of -40°C to +125°C.

Vendor CAGEVendor namenumberand address

65342 Aeroflex Colorado Springs, Inc

4350 Centennial Boulevard Colorado Springs, CO 80907-3486

F8859 ST Microelectronics

3 rue de Suisse

BP4199

35041 RENNES cedex2 - France

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.